A 4.7-Gb/s Reconfigurable CMOS Imaging Optical Receiver Utilizing Adaptive Spectrum Balancing Equalizer
نویسندگان
چکیده
منابع مشابه
Reliable CMOS adaptive equalizer for short-haul optical networks
Article history: Received 6 February 2013 Received in revised form 4 July 2013 Accepted 5 July 2013 Available online 6 August 2013 A new low-voltage CMOS continuous-time adaptive equalizer for short-haul gigabit optical communications is presented in this paper. It was designed to compensate the attenuation of a 1.25 Gb/s signal with a simple NRZ modulation, transmitted through a 50-m length 1-...
متن کاملPattern-Guided Adaptive Equalizer in 65nm CMOS
The use of adaptive equalizers at the front end of receivers is becoming a necessity as the data rates increase without channel improvements. Adaptive equalizers can be implemented using data-aided or non-data-aided schemes [1], with the latter requiring less area and power. Previous non-data-aided adaptive schemes [2-3] implement an asynchronous analog algorithm where the power spectrum of the...
متن کاملA Cordic Based Reconfigurable Cdma Equalizer for Long Codes and Its Comparison to the Rake Receiver
FIR This paper presents the implementation of a solely Cordic based linear equalizer for CDMA (including descrambling and dispreading) on a software defined architecture. The performance of this approach is compared to the Rake receiver. We formulate the different detection concepts in a common matrix notation and discuss their performance in an UTRA-FDD environment. Simulations confirm the pre...
متن کاملOptical wireless communications utilizing a dicode PPM PIN-BJT receiver
Original results are presented for an optical wireless system employing dicode pulse position modulation (DiPPM) and a PINBJT receiver. When operating at 0.85 m and a bit rate of 10 Mb/s, a sensitivity of 51 dBm (Pe 10 ) is achieved, which represents a 10.3-dB improvement, as compared to an equivalent PCM system. The work also demonstrates that DiPPM achieves comparable sensitivities to those o...
متن کاملCMOS optical receiver chipset for gigabit Ethernet applications
This paper describes a 1.25-Gb/s simplified CMOS optical receiver chipset for Gigabit Ethernet applications, consisting of a transimpedance amplifier (TIA) and a clock and data recovery (CDR) circuit. The TIA takes a fully differential regulated cascode configuration, demonstrating 700MHz bandwidth for 1pF photodiode capacitance, 80dBΩ transimpedance gain, -17dBm sensitivity for BER of 10-12, a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems I: Regular Papers
سال: 2017
ISSN: 1549-8328,1558-0806
DOI: 10.1109/tcsi.2016.2614001